sequential (51) chosen clock line

 https://kamchihau.blogspot.com/2022/11/httpskamchihau_24.html




Ref: https://kamchihau.blogspot.com/2022/12/httpskamchihau.html .

.


.

.

John: You can have a look.
.
.
John: They are about Chosen Clock line. 
.
Me : Ok.

.

John: See the 2nd picture. 

.

Me: Ok.

.

John: If there is a register called register_a, what will happen in the cache ?

.

Me: First, it set up the cache called "register_a". And then, the cache of register_a will enter the Modulator.  

.

1) the cache of Data will enter the Modulator of Data. 

.

2) the cache of interrupt will enter the Modulator of Data as well as the Modulator of control. 

.

John: The modulator of data will send a signal to register_a through the data line.  The signal which the Modulator of control send to register_a is (0. 1. 0)

.

Me: Based on (0.1.0), the virtual chosen clock line will choose an appropriate "Real" Clock line. 

.

____

.

John: Ok. After the cache of register_a, there're 2 modulator and 2 lines.

.

1) Data line.

2) Control line..

.

I just assume that there're 2 fields within the register_a. They're interrupt, data, respectively.

.

Data [01011110]

interrupt [0,1,0] 

.