sequential (62) fields

https://kamchihau.blogspot.com/2022/11/if-you-shift-your-crime-to-third-party.html

.

Ref: https://kamchihau.blogspot.com/2022/11/if-you-shift-your-crime-to-third-party.html 


..

.

.



.

John: R1,2,3,4 are data-registers. They have their own corresponding Cache.
.
Me: Ok.
.
John: The registers of R1,2,3,4 can't send anything to each other directly.  For example, here's a code, MOV R1, R4.
.
Me: Ok.  
.
John: The data-register of R1 can't send anything to the data-register of R4 directly.
.
Me: The thing which R4 send to R1 must be sent to the cache of R1 first.
.
John: Yes, in another words, the cache of R1 is the middle man between the data-register of R1 and the data-register of R4. I assume that there 're 5 fields inside a register and its corresponding cache. They are 

1) Subject (1st round being checked), 

2) Read (2nd round to set), 

3) Write (2nd round round to set), 

4) Interrupt status (2nd round to set),

5) register value (2nd round to set), 

.

John: The 1st round is to Check. For example,  Mov R1, 1010. We check if there's a cache called R1 in the cache. 

.

Me: What do we use to Check?

.

John: As the 1st picture,  we use the Xor gate to compare. Comparison is a kind of Checking.

.

Me: After the checking, later on , we don't need to check anymore. We directly do the setting at the 2nd Round. We set the value of the cache of R1 as 1010

.

John: Yes, the 3rd round is that the cache of R1 output itself to the modulator. 

.

Me: What's the 4th round ?

.

John: The 4th round is that the modulator set the value of the Register of R1 through the parallel input line. As a result,  the configuration and the value of the register of R1 is same as the configuration and the value of its Cache.

.

Me: Each Register has its own corresponding Cache. And, Cache and its own data-register are  synchronous.

.

John : Yes,.